



Breaking the Barrier Between OS and HW Memory Management

Problem: Modern DRAM is increasingly complex and gains new features, but the existing hardware and software lack support to unleash its full potential.


- Solution:**
- OS becomes aware of the DRAM's internal structure to manage it effectively.
 - Smart memory controller exposes control and performs simple tasks autonomously.

Example: Power Management

- Allocated memory is *scattered over time*
- Existing features apply to *coarse granularities*

→ **Suitable compaction must be *cost-aware***

Available power management features				
■ (◻) supported (optional) ■ with retention ■ accessible				
Power mode	Granularity	DDR	LPDDR	HBM
Full power off	Channel	3 4 5 6	3 4 5 6	2 3 4
Self refresh	Channel	■ ■ ■ ?	■ ■ ■ ■	■ ■ ?
MPSM	Channel	◻ ■ ■ ?	◻ ◻ ◻ ◻	◻ ◻ ◻
MPSM (DDR5)	Rank	◻ ◻ ■ ?	◻ ◻ ◻ ◻	◻ ◻ ◻
Power-Down	Rank	■ ■ ■ ?	■ ■ ■ ■	■ ■ ?
PASR	1/8 Rank	◻ ◻ ◻ ?	■ ■ ■ ■	◻ ◻ ◻
PARC	1/8 Rank	◻ ◻ ◻ ?	◻ ◻ ■ ■	◻ ◻ ◻
Efficiency mode	Subchannel	◻ ◻ ◻ ?	◻ ◻ ◻ ■	◻ ◻ ◻




Improved OS Memory Management

- Problem:** Current memory management is based on outdated beliefs
- Only used memory is good memory (cache 'em all)
 - All frames are equal (no external fragmentation)

Our Belief: OS must be aware and in control of DRAM's capabilities.


- Page cache actually costs energy and therefore money
- Targeted allocation can increase performance and security/safety

→ Reflect DRAM capabilities and *memory slices* they affect in the memory management structures and policies of the OS.



Smart Memory Controller

- Problem:** Traditional DRAM Memory Controllers (MC)
- Are non-programmable
 - Can only use locally buffered requests to perform optimizations
 - Do not expose DRAM internals to OS/software stack
- Our Proposal:** Add programmable OS machines to the MC.
- OS can offload tasks to the MC
 - Explore different levels of OS-machine complexity




Virtual Platform

- DRAMSys^{5.0}**
 - Cycle-accurate DRAM simulator for all JEDEC standards
 - Fast TLM-level simulation
 - Includes power model and trace analyzer
 - Available on <https://github.com/tukl-msd/DRAMSys>
- gem5**
 - Full-system simulator capable of booting Linux

Our Framework: Couple DRAMSys with gem5 to create a fast and flexible simulation platform supporting our proposed OS-MC codesign.

Working Plan



Role within the SPP: Cross-domain project combining HW simulation and OS areas, allowing for great cooperation potential.